Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
ICCAD
1996
IEEE
111views Hardware» more  ICCAD 1996»
10 years 5 months ago
Multi-level spectral hypergraph partitioning with arbitrary vertex sizes
This paper presents a new spectral partitioning formulation which directly incorporates vertex size information. The new formulation results in a generalized eigenvalue problem, a...
Jason Y. Zien, Martine D. F. Schlag, Pak K. Chan
ICCAD
1996
IEEE
102views Hardware» more  ICCAD 1996»
10 years 5 months ago
Bit-flipping BIST
A scan-based BIST scheme is presented which guarantees complete fault coverage with very low hardware overhead. A probabilistic analysis shows that the output of an LFSR which fee...
Hans-Joachim Wunderlich, Gundolf Kiefer
ICCAD
1996
IEEE
123views Hardware» more  ICCAD 1996»
10 years 5 months ago
Efficient solution of systems of Boolean equations
This paper describes an algorithm for the efficient solution of large systems of Boolean equations. The algorithm exploits the fact that, in some cases, the composition operation ...
Scott Woods, Giorgio Casinovi
ICCAD
1996
IEEE
106views Hardware» more  ICCAD 1996»
10 years 5 months ago
Interchangeable pin routing with application to package layout
Many practical routing problems such as BGA, PGA, pin redistribution and test xture routing involve routing with interchangeable pins. These routing problems, especiallypackage la...
Man-Fai Yu, Joel Darnauer, Wayne Wei-Ming Dai
ICCAD
1996
IEEE
89views Hardware» more  ICCAD 1996»
10 years 5 months ago
An algorithm for power estimation in switched-capacitor circuits
A number of low-power designs,such as those for mobile communicationequipment, containswitched-capacitorcircuits. In such designs it is important to be able to estimate the power ...
Chad Young, Giorgio Casinovi, Jonathan Fowler, Pau...
ICCAD
1996
IEEE
131views Hardware» more  ICCAD 1996»
10 years 5 months ago
Multi-level logic optimization for low power using local logic transformations
In this paper we present an ecient technique to reduce the switching activity in a CMOS combinational logic network based on local logic transformations. These transformations con...
Qi Wang, Sarma B. K. Vrudhula
ICCAD
1996
IEEE
94views Hardware» more  ICCAD 1996»
10 years 5 months ago
Metrology for analog module testing using analog testability bus
In this paper, we propose a method to generate high quality test waveform on chip to avoid the parasitic eects in an analog testability bus test environment. For the test response...
Chauchin Su, Yue-Tsang Chen, Shyh-Jye Jou, Yuan-Tz...
ICCAD
1996
IEEE
112views Hardware» more  ICCAD 1996»
10 years 5 months ago
GRASP - a new search algorithm for satisfiability
This paper introduces GRASP (Generic seaRch Algorithm for the Satisfiability Problem), an integrated algorithmic framework for SAT that unifies several previously proposed searchp...
João P. Marques Silva, Karem A. Sakallah
ICCAD
1996
IEEE
103views Hardware» more  ICCAD 1996»
10 years 5 months ago
Metrics, techniques and recent developments in mixed-signal testing
This paper presents a tutorial on mixed-signal testing. Our focus is on testing the analog portion of the mixed-signal device, as the digital portion is handled in the usual way. ...
Gordon W. Roberts
ICCAD
1996
IEEE
140views Hardware» more  ICCAD 1996»
10 years 5 months ago
Register-transfer level estimation techniques for switching activity and power consumption
We present techniques for estimating switching activity and power consumption in register-transfer level (RTL) circuits. Previous work on this topic has ignored the presence of gl...
Anand Raghunathan, Sujit Dey, Niraj K. Jha
books