Sciweavers

GLVLSI
2007
IEEE
192views VLSI» more  GLVLSI 2007»
13 years 11 months ago
Area efficient loop filter design for charge pump phase locked loop
In this paper, two new dual-path based area efficient loop filter circuits are proposed for Charge Pump Phase Locked Loop (CPPLL). The proposed circuits were designed in 0.25µ CS...
R. G. Raghavendra, Bharadwaj Amrutur