Sciweavers

DAC
2009
ACM
13 years 10 months ago
Exploiting "architecture for verification" to streamline the verification process
A typical hardware development flow starts the verification process concurrently with RTL, but the overall schedule becomes limited by the effort required to complete all the nece...
Dave Whipp