Sciweavers

GLVLSI
2003
IEEE
195views VLSI» more  GLVLSI 2003»
13 years 10 months ago
A pipelined clock-delayed domino carry-lookahead adder
Clock-delayed (CD) domino is a dynamic logic family developed to provide both inverting and non-inverting logic on single-rail gates. It is self-timed and can be easily pipelined ...
Bhushan A. Shinkre, James E. Stine