Sciweavers

ASPDAC
2006
ACM

115views Hardware» more ASPDAC 2006»

Area optimization for leakage reduction and thermal stability in nanometer scale technologies

13 years 10 months ago

- Traditionally, minimum possible area of a VLSI layout is considered the best for delay and power minimization due to decreased interconnect capacitance. This paper shows however ...

Ja Chun Ku, Yehea I. Ismail

claim paper

Read More »

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers