Sciweavers

GLVLSI
2005
IEEE

186views VLSI» more GLVLSI 2005»

An FPGA design of AES encryption circuit with 128-bit keys

13 years 10 months ago

This paper addresses a pipelined partial rolling (PPR) architecture for the AES encryption. The key technique is the PPR architecture, which is suitable for FPGA implementation. U...

Hui Qin, Tsutomu Sasao, Yukihiro Iguchi

claim paper

Read More »

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers