ISCAS
2007
IEEE
13 years 11 months ago
2007
IEEE
−In this paper, a novel architecture of a fractional-N phase-locked loop (PLL) is presented for digital clock generation. By employing multimodulus dividers in parallel with sequ...