Sciweavers

FPL
2003
Springer
91views Hardware» more  FPL 2003»
13 years 10 months ago
FPGA Implementation of a Maze Routing Accelerator
This paper describes the implementation of the L3 maze routing accelerator in an FPGA. L3 supports fast single-layer and multi-layer routing, preferential routing, and rip-up-and-r...
John A. Nestor