A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation