A Placement Algorithm for FPGA Designs with Multiple I/O Standards