Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits