Modelling and simulation of off-chip communication architectures for high-speed packet processors