Navigating registers in placement for clock network minimization