Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

6

DAC
2005
ACM

favoriteEmaildiscussreport

106views Computer Architecture» more DAC 2005»

Navigating registers in placement for clock network minimization

14 years 5 months ago

Navigating registers in placement for clock network minimization

Download dropzone.tamu.edu

Yongqiang Lu, Cliff C. N. Sze, Xianlong Hong, Qian

Real-time Traffic

Clock Network Minimization | DAC 2005 | Design Automation |

claim paper

Related Content

» Register placement for low power clock network

» Clock network minimization methodology based on incremental placement

» ActivityAware Registers Placement for Low Power Gated Clock Tree Construction

» Multidomain clock skew schedulingaware register placement to optimize clock distribution n...

» Clock gating architectures for FPGA power reduction

» Gate planning during placement for gated clock network

» Minimizing peak current via oppositephase clock tree

» Integrated placement and skew optimization for rotary clocking

» Typematching clock tree for zero skew clock gating

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2005
Where	DAC
Authors	Yongqiang Lu, Cliff C. N. Sze, Xianlong Hong, Qiang Zhou, Yici Cai, Liang Huang, Jiang Hu

Comments (0)