Optimal wire and transistor sizing for circuits with non-tree topology