Process variation characterization of chip-level multiprocessors