Specifying and dynamically verifying address translation-aware memory consistency