Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining