Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design