System-level power-performance trade-offs in bus matrix communication architecture synthesis