APCCAS 2006 - PDF Preprint Papers

APCCAS 2006 Asia Pacific Conference on Circuits and Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed APCCAS-2006 Paper

click to vote

APCCAS
2006
IEEE

170views Hardware» more APCCAS 2006»

An Active-RC Complex Filter with Mixed Signal Tuning System for Low-IF Receiver

1 years 11 months ago

Download dns.ime.tsinghua.edu.cn

—An active-RC complex filter synthesized from leapfrog low-pass prototype is proposed in this paper, which is less sensitive to components values variation comparing with the com...

Dingkun Du, Yongming Li, Zhihua Wang, Seeteck Tan

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status
1	170	An Active-RC Complex Filter with Mixed Signal Tuning System for Low-IF Receiver	claim
2	137	A New High Precision Low Offset Dynamic Comparator for High Resolution High Speed ADCs	claim
3	131	An Analysis of THD in Class D Amplifiers	claim
4	123	An Improved Soft-Input CAVLC Decoder for Mobile Communication Applications	claim
5	103	A Fast-Lock-In ADPLL with High-Resolution and Low-Power DCO for SoC Applications	claim
6	91	A Grouped Fast Fourier Transform Algorithm Design For Selective Transformed Outputs	claim
7	88	VLSI Implementation of a 600-Mbps MIMO-OFDM Wireless Communication System	claim
8	85	A Memory Bandwidth Optimized Interpolator for Motion Compensation in the H.264 Video Decoding	claim
9	85	Uncertainty Management for Estimation in Dynamical Systems	claim
10	81	Asynchronous Design Methodology for an Efficient Implementation of Low power ALU	claim
11	80	Real-Time Implementation of a Particle Filter with Integrated Voice Activity Detector for Acoustic Speaker Tracking	claim
12	80	Leakage Optimized DECAP Design for FPGAs	claim
13	79	Two Novel Phase-Frequency Detectors	claim
14	78	Redundant Adders Consume Less Energy	claim
15	78	Another Look at the Sequential Multiplier over Normal Bases	claim
16	78	A Fast Algorithm and Its Architecture for Motion Estimation in MPEG-4 AVC/H.264 Video Coding	claim
17	77	Power Analysis for the MOS AC/DC Rectifier of Passive RFID Transponders	claim
18	76	A 12-bit CMOS Current Steering D/A Converter for Embedded Systems	claim
19	75	Digital Audio Broadcasting System Modeling and Hardware Implementation	claim
20	75	Design of Optimal Decimation and Interpolation Filters for Low Bit-Rate Image Coding	claim
21	75	2PADCL: Two Phase drive Adiabatic Dynamic CMOS Logic	claim
22	74	Low-Power Bus Transform Coding for Multilevel Signals	claim
23	74	Semi-Blind Time Domain Equalization for MIMO-OFDM Systems	claim
24	73	Area/Delay Efficient Recoding Methods for Parallel CORDIC Rotations	claim
25	73	Exploiting Chaos for Computation	claim
26	73	Gramian-Preserving Frequency Transformation for State-Space Digital Filters	claim
27	73	Implementation of a H.264 decoder with Template-based Communication Refinement	claim
28	72	Flexible Filter Bank Dimensioning for Multicarrier Modulation and Frequency Domain Equalization	claim
29	72	Low Power Combinational Multipliers using Data-driven Signal Gating	claim
30	70	Design of a Dynamic PCM Selector for Non-deterministic Environment	claim
31	70	A High-Performance VLSI Architecture for Intra Prediction and Mode Decision in H.264/AVC Video Encoding	claim
32	69	A Multi-Context FPGA Using a Floating-Gate-MOS Functional Pass-Gate and Its CAD Environment	claim
33	69	Digital Filter Design: Global Solutions via Polynomial Optimization	claim
34	69	FPGA-Based Design of a Pulsed-OFDM System	claim
35	69	Jointly Optimized Modulated-Transmitter and Receiver FIR MIMO Filters	claim
36	69	A One-Dimensional Technique for Embedding Data in A JPEG Color Image	claim
37	69	A Display Order Oriented Scalable Video Decoder	claim
38	68	Fully-multiplexed First-order 3D IIR Frequency-Planar Filter Module	claim
39	66	FPGA Prototyping of Spatio-temporal 2D IIR Broadband Beam Plane-wave Filters	claim
40	66	Low Power Pre-Comparison Scheme for NOR-Type 10T Content Addressable Memory	claim
41	64	Generation of Panoramic Image from Aerial Video utilizing JP2K Wavelet for River Surveillance	claim
42	64	Design of Time Domain Equalizers Incorporating Radio Frequency Interference Suppression	claim
43	57	Filterbank Framework for Multicarrier Systems with Improved Subcarrier Separation	claim
44	55	On the Properties And Design of Stable IIR Transfer Functions Generated Using Fibonnaci Numbers	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers