ASAP 2005 - PDF Preprint Papers

ASAP 2005 Architectures and Processors Application-Specific Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ASAP-2005 Paper

click to vote

ASAP
2005
IEEE

182views Hardware» more ASAP 2005»

A Thread and Data-Parallel MPEG-4 Video Encoder for a System-On-Chip Multiprocessor

13 years 10 months ago

Download vassilios-chouliaras.com

We studied the dynamic instruction count reduction for a single-thread, vectorized and a multi-threaded, non-vectorized, MPEG-4 video encoder. Results indicate a maximum improveme...

Tom R. Jacobs, José L. Núñez-...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	182	A Thread and Data-Parallel MPEG-4 Video Encoder for a System-On-Chip Multiprocessor	claim
2	169	Alleviating the Data Memory Bandwidth Bottleneck in Coarse-Grained Reconfigurable Arrays	claim
3	165	CONAN - A Design Exploration Framework for Reliable Nano-Electronics	claim
4	151	Performance Comparison of SIMD Implementations of the Discrete Wavelet Transform	claim
5	142	Decimal Floating-Point Square Root Using Newton-Raphson Iteration	claim
6	135	Via-Aware Global Routing for Good VLSI Manufacturability and High Yield	claim
7	133	Speedups from Partitioning Critical Software Parts to Coarse-Grain Reconfigurable Hardware	claim
8	121	Using TLM for Exploring Bus-based SoC Communication Architectures	claim
9	118	Real-time H/W Implementation of the Approximate Discrete Radon Transform	claim
10	114	Table-based polynomials for fast hardware function evaluation	claim
11	112	On the Advantages of Serial Architectures for Low-Power Reliable Computations	claim
12	112	The Midlifekicker Microarchitecture Evaluation Metric	claim
13	108	Using Symbolic Feasibility Tests during Design Space Exploration of Heterogeneous Multi-Processor Systems	claim
14	104	Power Breakdown Analysis for a Heterogeneous NoC Platform Running a Video Application	claim
15	102	Exploring Design Space of VLIW Architectures	claim
16	102	Zippy - A coarse-grained reconfigurable array with support for hardware virtualization	claim
17	99	Variable Radix Real and Complex Digit-Recurrence Division	claim
18	96	On-Chip Lookup Tables for Fast Symmetric-Key Encryption	claim
19	93	Instruction Set Extensions for Reed-Solomon Encoding and Decoding	claim
20	89	Hardware/Software Interface for Multi-Dimensional Processor Arrays	claim
21	87	Expression Synthesis in Process Networks generated by LAURA	claim
22	85	Casablanca II: Implementation of a Real-Time RISC	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers