FPGA 2006 - PDF Preprint Papers

FPGA 2006 International ACM Symposium on Field-Programmable Gate Arrays

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed FPGA-2006 Paper

click to vote

FPGA
2006
ACM

224views FPGA» more FPGA 2006»

Flexible implementation of genetic algorithms on FPGAs

13 years 8 months ago

Download ito-lab.naist.jp

In this paper, we propose a technique to flexibly implement genetic algorithms for various problems on FPGAs. For the purpose, we propose a basic architecture for GA which consist...

Tatsuhiro Tachibana, Yoshihiro Murata, Naoki Shiba...

posted by naokishibata

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	224	Flexible implementation of genetic algorithms on FPGAs
2	195	An adaptive Reed-Solomon errors-and-erasures decoder	claim
3	178	Application-specific customization of soft processor microarchitecture	claim
4	156	A reconfigurable architecture for network intrusion detection using principal component analysis	claim
5	155	Improvements to technology mapping for LUT-based FPGAs	claim
6	141	A reconfigurable architecture for hybrid CMOS/Nanodevice circuits	claim
7	139	Fast and accurate resource estimation of automatically generated custom DFT IP cores	claim
8	131	Yield enhancements of design-specific FPGAs	claim
9	129	Power-aware RAM mapping for FPGA embedded memory blocks	claim
10	125	Armada: timing-driven pipeline-aware routing for FPGAs	claim
11	117	Context-free-grammar based token tagger in reconfigurable devices	claim
12	116	Performance benefits of monolithically stacked 3D-FPGA	claim
13	116	GSFAP adaptive filtering using log arithmetic for resource-constrained embedded systems	claim
14	113	Optimality study of logic synthesis for LUT-based FPGAs	claim
15	111	FPGA clock network architecture: flexibility vs. area and power	claim
16	100	A generic lookup cache architecture for network processing applications	claim
17	98	A reconfigurable hardware based embedded scheduler for buffered crossbar switches	claim
18	98	Efficient use of communications between an FPGA's embedded processor and its reconfigurable logic	claim
19	93	Measuring the gap between FPGAs and ASICs	claim
20	92	Embedded floating-point units in FPGAs	claim
21	90	Improving performance and robustness of domain-specific CPLDs	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers