GLVLSI 1997 - PDF Preprint Papers

GLVLSI 1997 Great Lakes Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed GLVLSI-1997 Paper

click to vote

GLVLSI
1997
IEEE

143views VLSI» more GLVLSI 1997»

Power Reduction in Large Fan-in CMOS Gates in Logic Arrays Using Selective Precharge

13 years 8 months ago

Download www.cs.berkeley.edu

Shaoyi Wang

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	143	Power Reduction in Large Fan-in CMOS Gates in Logic Arrays Using Selective Precharge	claim
2	131	Analog Circuit Model of Lamprey Unit Pattern Generator	claim
3	115	Hardware interface design for real time embedded systems	claim
4	110	Algorithm and Hardware Support for Branch Anticipation	claim
5	105	OLIVIA: Objectoriented Logicsimulation Implementing the VITAL Standard	claim
6	104	A new method for asynchronous pipeline control	claim
7	102	A Clocked, Static Circuit Technique for Building Efficient High Frequency Pipelines	claim
8	98	Scheduling with Confidence for Probabilistic Data-flow Graphs	claim
9	95	An Efficient Paired-net Routing Algorithm for High-speed Bipolar LSIs	claim
10	94	A System Design Methodology for Telecommunication Network Applications	claim
11	93	VLSI Architectures for Programmable Sorting of Analog Quantities with Multiple-Chip Support	claim
12	92	An Efficient Dynamic Parallel Approach to Automatic Test Pattern Generation	claim
13	92	On Generating Test Sets that Remain Valid in the Presence of Undetected Faults	claim
14	90	A prototype chipset for a large scaleable ATM switching node	claim
15	89	A New Heuristic Algorithm for Estimating Signal and Detection Probabilities	claim
16	89	A Fast Algorithm for Locating and Correcting Simple Design Errors in VLSI Digital Circuits	claim
17	87	A New CMOS Tunable Transconductor Dedicated to VHF Continuous-Time Filters	claim
18	86	The MGAP Family of Processor Arrays	claim
19	75	Modular Design of Communication Node Prototypes	claim
20	73	Parallel VLSI Architectures for Cryptographic Systems	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers