Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

GLVLSI
1997
IEEE

favoriteEmaildiscussreport

102views VLSI» more GLVLSI 1997»

A Clocked, Static Circuit Technique for Building Efficient High Frequency Pipelines

13 years 9 months ago

A Clocked, Static Circuit Technique for Building Efficient High Frequency Pipelines

Download www.cecs.uci.edu

Eric Gayles, Kevin P. Acken, Robert Michael Owens,

Real-time Traffic

GLVLSI 1997 | VLSI |

claim paper

Related Content

» Engineering OverClocking ReliabilityPerformance TradeOffs for HighPerformance Register Fil...

» Concurrent flipflop and repeater insertion for high performance integrated circuits

» PreDecoded CAMs for Efficient and HighSpeed NIDS Pattern Matching

» Microarchitectureaware floorplanning using a statistical design of experiments approach

» A 17ps timetodigital converter implemented in 65nm FPGA technology

» A Novel Low Overhead Fault Tolerant KoggeStone Adder Using Adaptive Clocking

» Design of Low Power 4Tap 8Bit Adiabatic FIR Filter

» FPGA power reduction using configurable dualVdd

» A Novel VLSI Architecture of Fixedcomplexity Sphere Decoder

Post Info
More Details (n/a)

Added	06 Aug 2010
Updated	06 Aug 2010
Type	Conference
Year	1997
Where	GLVLSI
Authors	Eric Gayles, Kevin P. Acken, Robert Michael Owens, Mary Jane Irwin

Comments (0)