ISPD 2003 - PDF Preprint Papers

ISPD 2003 International Symposium on Physical Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISPD-2003 Paper

click to vote

ISPD
2003
ACM

171views Hardware» more ISPD 2003»

Timing driven force directed placement with physical net constraints

13 years 10 months ago

Download www.cecs.uci.edu

This paper presents a new timing driven force directed placement algorithm that meets physical net length constraints as well as constraints on specific pin sets. It is the first ...

Karthik Rajagopal, Tal Shaked, Yegna Parasuram, Tu...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	171	Timing driven force directed placement with physical net constraints	claim
2	151	Capturing crosstalk-induced waveform for accurate static timing analysis	claim
3	133	Closed form expressions for extending step delay and slew metrics to ramp inputs	claim
4	133	Optimal minimum-delay/area zero-skew clock tree wire-sizing in pseudo-polynomial time	claim
5	132	Architecture and synthesis for multi-cycle communication	claim
6	123	A complete design for power methodology and flow for large ASICs	claim
7	123	3D thermal-ADI: an efficient chip-level transient thermal simulator	claim
8	121	Optimality, scalability and stability study of partitioning and placement algorithms	claim
9	117	Fishbone: a block-level placement and routing scheme	claim
10	110	Explicit gate delay model for timing evaluation	claim
11	106	Process variation aware clock tree routing	claim
12	105	Partition-driven standard cell thermal placement	claim
13	103	An integrated floorplanning with an efficient buffer planning algorithm	claim
14	92	Benchmarking for large-scale placement and beyond	claim
15	92	An architectural exploration of via patterned gate arrays	claim
16	89	Local unidirectional bias for smooth cutsize-delay tradeoff in performance-driven bipartitioning	claim
17	88	Porosity aware buffered steiner tree construction	claim
18	88	Synthesis and placement flow for gain-based programmable regular fabrics	claim
19	80	There is life left in ASICs	claim
20	79	Floorplanning of pipelined array modules using sequence pairs	claim
21	76	Fine granularity clustering for large scale placement problems	claim
22	75	Layout impact of resolution enhancement techniques: impediment or opportunity?	claim
23	73	Research directions for coevolution of rules and routers	claim
24	72	Keynote Speaker	claim
25	61	Signal integrity management in an SoC physical design flow	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers