ISSS 2000 - PDF Preprint Papers

ISSS 2000 International Symposium on System Synthesis

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISSS-2000 Paper

click to vote

ISSS
2000
IEEE

290views Hardware» more ISSS 2000»

Mapping Array Communication onto FIFO Communication - Towards an Implementation

13 years 9 months ago

Download www.cecs.uci.edu

In high-throughput real-time media processing systems, the communication between processing units is typically speciﬁed as multi-dimensional arrays. However, the implementation ...

Jeffrey Kang, Albert van der Werf, Paul E. R. Lipp...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	290	Mapping Array Communication onto FIFO Communication - Towards an Implementation	claim
2	191	Conditional Scheduling for Embedded Systems using Genetic List Scheduling	claim
3	155	Intervals in Software Execution Cost Analysis	claim
4	144	Efficient Hardware Controller Synthesis for Synchronous Dataflow Graph in System Level Design	claim
5	132	Run-Time HW/SW Codesign for Discrete Event Systems using Dynamically Reconfigurable Architectures	claim
6	129	IP Reuse in the System on a Chip Era	claim
7	128	Hardware Synthesis from SPDF Representation for Multimedia Applications	claim
8	127	Lower Bound Estimation for Low Power High-Level Synthesis	claim
9	127	Low Power Storage Cycle Budget Distribution Tool Support for Hierarchical Graphs	claim
10	123	Source Code Optimization and Profiling of Energy Consumption in Embedded Systems	claim
11	116	Scheduling Coarse-Grain Operations for VLIW Processors	claim
12	115	Battery-Driven Dynamic Power Management of Portable Systems	claim
13	111	Systematic Data Reuse Exploration Methodology for Irregular Access Patterns	claim
14	109	Verification of Embedded Systems using a Petri Net based Representation	claim
15	109	FDRA: A Software-Pipelining Algorithm for Embedded VLIW Processors	claim
16	102	Code Generation for Embedded Processors	claim
17	94	A Transformational Approach to Constraint Relaxation of a Time-driven Simulation Model	claim
18	91	Instruction-based System-level Power Evaluation of System-On-A-Chip Peripheral Cores	claim
19	88	Experiments with the Peripheral Virtual Component Interface	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers