VLSI 2010 - PDF Preprint Papers

VLSI 2010 VLSI Engineering: Beyond Software Engineering

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VLSI-2010 Paper

click to vote

VLSI
2010
Springer

81views Software Engineering» more VLSI 2010»

Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs

1 years 1 days ago

Download www.umac.mo

A novel Capacitor array structure for Successive Approximation Register (SAR) ADC is proposed. This circuit efficiently utilizes charge recycling to achieve high-speed of operation...

Yan Zhu, U. Fat Chio, He Gong Wei, Sai-Weng Sin, S...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Related Conferences

Id	Views	Title	Status
1	81	Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs	claim
2	65	Design of low-complexity and high-speed digital Finite Impulse Response filters	claim
3	62	Synchronous elasticization: Considerations for correct implementation and MiniMIPS case study	claim
4	59	Trends and techniques for energy efficient architectures	claim
5	56	Local Biasing and the Use of Nullator-Norator Pairs in Analog Circuits Designs	claim
6	56	Design and feasibility of multi-Gb/s quasi-serial vertical interconnects based on TSVs for 3D ICs	claim
7	55	Towards reverse engineering the brain: Modeling abstractions and simulation frameworks	claim
8	48	Fine-grained post placement voltage assignment considering level shifter overhead	claim
9	47	A design workflow for dynamically reconfigurable multi-FPGA systems	claim
10	47	SESAM extension for fast MPSoC architectural exploration and dynamic streaming applications	claim
11	46	Order is power: Selective Packet Interleaving for energy efficient Networks-on-Chip	claim
12	42	Spatial EM jamming: A countermeasure against EM Analysis?	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers