Sciweavers

    VLSID   1996 International Conference on VLSI Design
    Wall of Fame | Most Viewed VLSID-1996 Paper
    VLSID
    1996
    IEEE
    153views VLSI» more  VLSID 1996»
    Design of high performance two stage CMOS cascode op-amps with stable biasing
    13 years 9 months ago
    Design of high performance two stage CMOS cascode op-amps with stable biasing
    Download  eprints.iisc.ernet.in
    The technique of mirror biasing is introduced and applied to a very high gain two stage CMOS cascode op-amp, in order to desensitize its output voltage to bias variations. Various...
    Pradip Mandal, V. Visvanathan
    claim paper
    Read More »
    Disclaimer and Copyright Notice
    Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.
    IdReadViewsTitleStatus
    1Download preprint from source153
    Design of high performance two stage CMOS cascode op-amps with stable biasing
    claim
    2Download preprint from source141
    Ultra low power digital signal processing
    claim
    3Download preprint from source135
    Cubical CAMP for minimization of Boolean functions
    claim
    4Download preprint from source133
    Allocation and Binding in Data Path Synthesis Using a Genetic Algorithm Approach
    claim
    5Download preprint from source132
    A study of composition schemes for mixed apply/compose based construction of ROBDDs
    claim
    6Download preprint from source130
    A systolic architecture for LMS adaptive filtering with minimal adaptation delay
    claim
    7Download preprint from source122
    Characteristic polynomial method for verification and test of combinational circuits
    claim
    8Download preprint from source119
    Parallel simulated annealing strategies for VLSI cell placement
    claim
    9Download preprint from source112
    Distributed logic simulation: time-first evaluation vs. event driven algorithms
    claim
    10Download preprint from source111
    Science, Technology, and the Indian Society
    claim
    11Download preprint from source110
    On test coverage of path delay faults
    claim
    12Download preprint from source108
    Medium access control and air-interface subsystem for an indoor wireless ATM network
    claim
    13Download preprint from source106
    VLSI/WSI Designs for Folded Cube-Connected Cycles Architectures
    claim
    14Download preprint from source101
    SUBGEN: a genetic approach for subcircuit extraction
    claim
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.