Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

SBACPAD
2006
IEEE

favoriteEmaildiscussreport

81views Hardware» more SBACPAD 2006»

Scalable Value-Cache Based Compression Schemes for Multiprocessors

13 years 11 months ago

Scalable Value-Cache Based Compression Schemes for Multiprocessors

Download www.idi.ntnu.no

Martin Thuresson, Per Stenström

Real-time Traffic

Computer Architecture | Hardware | SBACPAD 2006 |

claim paper

Related Content

» Integrating Memory Compression and Decompression with Coherence Protocols in Distributed S...

» A New Scalable Directory Architecture for LargeScale Multiprocessors

» Optimal PET Protection for Streaming Scalably Compressed Video Streams With Limited Retran...

» A flexible and scalable authentication scheme for JPEG2000 image codestreams

» ASIPbased multiprocessor SoC design for simple and double binary turbo decoding

» HashBased Key Management Schemes for MPEG4FGS

» Reducing Memory and Traffic Requirements for Scalable DirectoryBased Cache Coherence Schem...

» A fullfeatured errorresilient scalable wavelet video codec based on the set partitioning i...

» A compilerdirected data prefetching scheme for chip multiprocessors

Post Info
More Details (n/a)

Added	12 Jun 2010
Updated	12 Jun 2010
Type	Conference
Year	2006
Where	sbacpad
Authors	Martin Thuresson, Per Stenström

Comments (0)