Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

14

IWSOC
2005
IEEE

favoriteEmaildiscussreport

131views Hardware» more IWSOC 2005»

Very High Radix Scalable Montgomery Multipliers

13 years 10 months ago

Very High Radix Scalable Montgomery Multipliers

Download www4.hmc.edu

This paper describes a very high radix scalable Montgomery multiplier. It extends the radix-2 Tenca-Koç scalable architecture using w × v – bit integer multipliers in place of AND gates. The new design can perform 1024-bit modular exponentiation in 6.6 ms using 2847 4-input lookup tables and 32 16 x 16 multipliers, making it the fastest scalable design yet reported.

Kyle Kelley, David Harris

Real-time Traffic

Bit Integer Multipliers | Hardware | IWSOC 2005 | Scalable Montgomery Multiplier | Tenca-Koç Scalable Architecture |

claim paper

Related Content

» HighRadix Design of a Scalable Modular Multiplier

» Design and Implementation of Scalable LowPower Montgomery Multiplier

» An Improved Unified Scalable Radix2 Montgomery Multiplier

» SPA against an FPGABased RSA Implementation with a HighRadix Montgomery Multiplier

» Fast 160Bits GF P Elliptic Curve Crypto Hardware of HighRadix Scalable Multipliers

» Efficient pipelining for modular multiplication architectures in prime fields

» Reconfigurable PowerAware Scalable Booth Multiplier

» A High Performance Reconfigurable Elliptic Curve Processor for GF2m

» FPGAbased Design of a Large Moduli Multiplier for Public Key Cryptographic Systems

Post Info
More Details (n/a)

Added	25 Jun 2010
Updated	25 Jun 2010
Type	Conference
Year	2005
Where	IWSOC
Authors	Kyle Kelley, David Harris

Comments (0)