Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

14

SLIP
2004
ACM

favoriteEmaildiscussreport

63views Computer Networks» more SLIP 2004»

A low power approach to system level pipelined interconnect design

13 years 10 months ago

A low power approach to system level pipelined interconnect design

Download www.sliponline.org

Vikas Chandra, Anthony Xu, Herman Schmit

Real-time Traffic

Computer Networks | SLIP 2004 |

claim paper

Related Content

» Razor A LowPower Pipeline Based on CircuitLevel Timing Speculation

» Parameterized and low power DSP core for embedded systems

» INTACTE an interconnect area delay and energy estimation tool for microarchitectural explo...

» SystemLevel Synthesis of LowPower Hard RealTime Systems

» Low Power Passive Equalizer Design for Computer Memory Links

» Alternatives in Designing LevelRestoring Buffers for Interconnection Networks in FieldProg...

» Microarchitectural Wire Management for Performance and Power in Partitioned Architectures

» Minimizing power across multiple technology and design levels

» Dynamic singlerail selftimed logic structures for power efficient synchronous pipelined de...

Post Info
More Details (n/a)

Added	30 Jun 2010
Updated	30 Jun 2010
Type	Conference
Year	2004
Where	SLIP
Authors	Vikas Chandra, Anthony Xu, Herman Schmit

Comments (0)