Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

13

DSD
2003
IEEE

favoriteEmaildiscussreport

84views Hardware» more DSD 2003»

A Power Reduction Scheme for Data Buses by Dynamic Detection of Active Bits

13 years 9 months ago

A Power Reduction Scheme for Data Buses by Dynamic Detection of Active Bits

Download qir.kyushu-u.ac.jp

Masanori Muroyama, Akihiko Hyodo, Takanori Okuma,

Real-time Traffic

DSD 2003 | Hardware |

claim paper

Related Content

» Sign bit reduction encoding for low power applications

» VALVE Variable Length Value Encoder for OffChip Data Buses

» FVMSB A Scheme for Reducing Transition Activity on Data Buses

» Power efficient encoding techniques for offchip data buses

» A tunable bus encoder for offchip data buses

» A selective patterncompression scheme for power and testdata reduction

» A method of redundant clocking detection and power reduction at RT level design

» Very low power pipelines using significance compression

» Ondemand Power Management for Ad Hoc Networks

Post Info
More Details (n/a)

Added	04 Jul 2010
Updated	04 Jul 2010
Type	Conference
Year	2003
Where	DSD
Authors	Masanori Muroyama, Akihiko Hyodo, Takanori Okuma, Hiroto Yasuura

Comments (0)