Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

ICCD
2003
IEEE

favoriteEmaildiscussreport

98views Hardware» more ICCD 2003»

ROAD : An Order-Impervious Optimal Detailed Router for FPGAs

13 years 10 months ago

ROAD : An Order-Impervious Optimal Detailed Router for FPGAs

Download www.ece.uic.edu

Hasan Arslan, Shantanu Dutt

Real-time Traffic

Hardware | ICCD 2003 |

claim paper

Related Content

» A MinCost Flow Based Detailed Router for FPGAs

» FPGA Routing Architecture Segmentation and Buffering to Optimize Speed and Density

» ReClick A Modular Dataplane Design Framework for FPGABased Network Virtualization

Post Info
More Details (n/a)

Added	04 Jul 2010
Updated	04 Jul 2010
Type	Conference
Year	2003
Where	ICCD
Authors	Hasan Arslan, Shantanu Dutt

Comments (0)