Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

6

ASPDAC
2007
ACM

favoriteEmaildiscussreport

85views Hardware» more ASPDAC 2007»

Runtime leakage power estimation technique for combinational circuits

13 years 8 months ago

Runtime leakage power estimation technique for combinational circuits

Download www.aspdac.com

Yu-Shiang Lin, Dennis Sylvester

Real-time Traffic

ASPDAC 2007 | Hardware |

claim paper

Related Content

» Accurate temperaturedependent integrated circuit leakage power estimation is easy

» Runtime Active Leakage Reduction by power gating and reverse body biasing An eNERGY vIEW

» Accurate Equivalent Energy Breakeven Time Estimation for Power Gating

» Using SATbased techniques in power estimation

» An Efficient Technique for Leakage Current Estimation in Sub 65nm Scaled CMOS Circuits Bas...

» Selective gatelength biasing for costeffective runtime leakage control

» Novel Vth Hopping Techniques for Aggressive Runtime Leakage Contro

» Implications of technology scaling on leakage reduction techniques

» Statistical optimization of leakage power considering process variations using dualVth and...

Post Info
More Details (n/a)

Added	12 Aug 2010
Updated	12 Aug 2010
Type	Conference
Year	2007
Where	ASPDAC
Authors	Yu-Shiang Lin, Dennis Sylvester

Comments (0)