Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

CF
2007
ACM

favoriteEmaildiscussreport

126views Applied Computing» more CF 2007»

Performance/area efficiency in chip multiprocessors with micro-caches

13 years 8 months ago

Performance/area efficiency in chip multiprocessors with micro-caches

Download www.arl.wustl.edu

This paper proposes the use of very small instruction caches, called micro-caches (

Michela Becchi, Mark A. Franklin, Patrick Crowley

Real-time Traffic

Applied Computing | CF 2007 | Instruction Cache | Processor Core | Small Instruction Caches |

claim paper

Related Content

» H264 HDTV Decoder Using ApplicationSpecific NetworksOnChip

» NetworkonChip design and synthesis outlook

Post Info
More Details (n/a)

Added	12 Aug 2010
Updated	12 Aug 2010
Type	Conference
Year	2007
Where	CF
Authors	Michela Becchi, Mark A. Franklin, Patrick Crowley

Comments (0)