Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

ISLPED
1995
ACM

favoriteEmaildiscussreport

100views Hardware» more ISLPED 1995»

Logic design for low-voltage/low-power CMOS circuits

13 years 8 months ago

Logic design for low-voltage/low-power CMOS circuits

Download www.cecs.uci.edu

Christian Piguet, Jean-Marc Masgonty, V. von Kaene

Real-time Traffic

Hardware | ISLPED 1995 |

claim paper

Related Content

» Design and Optimization of LowVoltage LowPower QuasiFloating Gate Digital Circuits

» Design of Low Voltage Low Power CMOS OPAMPS with RailtoRail InputOutput Swing

» A PCbased Educational Tool for CMOS Integrated Circuit Design

» Design issues in lowvoltage highspeed currentmode logic buffers

» CMOS logic design with independentgate FinFETs

» 12 Power reduction by withinfunctionalblock finegrained adaptive dual supply voltage contr...

» Logic Design Considerations for 05Volt CMOS

» Detecting resistive shorts for CMOS domino circuits

» Gatediffusion input GDI a powerefficient method for digital combinatorial circuits

» Skewed CMOS NoiseImmune HighPerformance LowPower Static Circuit Family

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1995
Where	ISLPED
Authors	Christian Piguet, Jean-Marc Masgonty, V. von Kaenel, T. Schneider

Comments (0)