Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

EDCC
2006
Springer

favoriteEmaildiscussreport

92views Applied Computing» more EDCC 2006»

Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip

13 years 6 months ago

Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip

Download ti.tuwien.ac.at

Matthias Függer, Ulrich Schmid, Gottfried Fuc

Real-time Traffic

Applied Computing | EDCC 2006 |

claim paper

Related Content

» VLSI Implementation of a FaultTolerant Distributed Clock Generation

» How to SpeedUp FaultTolerant Clock Generation in VLSI SystemsonChip via Pipelining

» Impact of Technology Scaling in the Clock System Power

» A True SinglePhase 8bit Adiabatic Multiplier

» A QuasiDelayInsensitive Method to Overcome Transistor Variation

» Statistical clock tree routing for robustness to process variations

» CMOS systemonachip voltage scaling beyond 50nm

» DualEdge Triggered Static Pulsed FlipFlops

» Liposome logic

Post Info
More Details (n/a)

Added	14 Oct 2010
Updated	14 Oct 2010
Type	Conference
Year	2006
Where	EDCC
Authors	Matthias Függer, Ulrich Schmid, Gottfried Fuchs, Gerald Kempf

Comments (0)