Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

11

EUROGP
2008
Springer

favoriteEmaildiscussreport

128views Optimization» more EUROGP 2008»

Hardware Accelerators for Cartesian Genetic Programming

13 years 6 months ago

Hardware Accelerators for Cartesian Genetic Programming

Download www.fit.vutbr.cz

A new class of FPGA-based accelerators is presented for Cartesian Genetic Programming (CGP). The accelerators contain a genetic engine which is reused in all applications. Candidate programs (circuits) are evaluated using application-specific virtual reconfigurable circuit (VRC) and fitness unit. Two types of VRCs are proposed. The first one is devoted for symbolic regression problems over the fixed point representation. The second one is designed for evolution of logic circuits. In both cases a significant speedup of evolution (30

Zdenek Vasícek, Lukás Sekanina

Real-time Traffic

Cartesian Genetic Programming | EUROGP 2008 | Fitness Units | FPGA-based Accelerators | Optimization |

claim paper

Related Content

» Advanced techniques for the creation and propagation of modules in cartesian genetic progr...

» An Efficient Selection Strategy for Digital Circuit Evolution

» Evolving Digital Circuits using Multi Expression Programming

» Scalable hardware accelerator for comparing DNA and protein sequences

» Optimisation of Constant Matrix Multiplication Operation Hardware Using a Genetic Algorith...

» High Speed Pattern Matching in Genetic Data Base with Reconfigurable Hardware

» A Honeycomb Development Architecture for Robust FaultTolerant Design

» Towards Automated Learning of Object Detectors

» Towards an optimised VLSI design algorithm for the constant matrix multiplication problem

Post Info
More Details (n/a)

Added	19 Oct 2010
Updated	19 Oct 2010
Type	Conference
Year	2008
Where	EUROGP
Authors	Zdenek Vasícek, Lukás Sekanina

Comments (0)