Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

MICRO
2000
IEEE

favoriteEmaildiscussreport

112views Hardware» more MICRO 2000»

Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors

13 years 4 months ago

Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors

Download www.eecs.harvard.edu

David Brooks, Pradip Bose, Stanley Schuster, Hans

Real-time Traffic

Hardware | MICRO 2000 |

claim paper

Related Content

» A Predictive Model for Dynamic Microarchitectural Adaptivity Control

» An automated design flow for 3D microarchitecture evaluation

» Accurate and efficient regression modeling for microarchitectural performance and power pr...

» MMV A Metamodeling Based Microprocessor Validation Environment

» Microarchitecture parameter selection to optimize system performance under process variati...

» Dynamic prediction of architectural vulnerability from microarchitectural state

» StressTest an automatic approach to test generation via activity monitors

Post Info
More Details (n/a)

Added	19 Dec 2010
Updated	19 Dec 2010
Type	Journal
Year	2000
Where	MICRO
Authors	David Brooks, Pradip Bose, Stanley Schuster, Hans M. Jacobson, Prabhakar Kudva, Alper Buyuktosunoglu, John-David Wellman, Victor V. Zyuban, Manish Gupta, Peter W. Cook

Comments (0)