Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

GLOBECOM
2007
IEEE

favoriteEmaildiscussreport

102views Communications» more GLOBECOM 2007»

OBIG: the Architecture of an Output Buffered Switch with Input Groups for Large Switches

13 years 10 months ago

OBIG: the Architecture of an Output Buffered Switch with Input Groups for Large Switches

Download labs.oracle.com

—Large, fast switches require novel approaches to architecture and scheduling. In this paper, we propose the Output Buffered Switch with Input Groups (OBIG). We present simulation results, discuss the implementation, and show how our architecture can be used to build single-stage (flat) switches with multi-terabit-per-second throughput and hundreds of ports. Keywords- switching, routing

Wladek Olesinski, Hans Eberle, Nils Gura

Real-time Traffic

Architecture | GLOBECOM 2007 | Input Groups | Output Buffered Switch | Telecommunications |

claim paper

Related Content

» Backlog Aware Scheduling for Large Buffered Crossbar Switches

» Implementing Distributed Packet Fair Queueing in a Scalable Switch Architecture

» Delay Analysis of Combined InputCrosspoint Queueing Switches

» Stability of Maximal Size Matching Scheduling in InputQueued Cell Switches

» The Performance of the Output Signal of Micro Switch Group Sensor MSGS

» On the Stability of InputBuffer Cell Switches with SpeedUp

» A FourTerabit SingleStage Packet Switch with Large RoundTrip Time Support

» HIPIQS A HighPerformance Switch Architecture Using Input Queuing

» A Partially Buffered Crossbar packet switching architecture and its scheduling

Post Info
More Details (n/a)

Added	02 Jun 2010
Updated	02 Jun 2010
Type	Conference
Year	2007
Where	GLOBECOM
Authors	Wladek Olesinski, Hans Eberle, Nils Gura

Comments (0)