| Analytical delay models for VLSI interconnects under ramp input Recent countries visiting this post |  |
 | 4 | United States |
 | 3 | Portugal |
 | 1 |
| Analytical delay models for VLSI interconnects under ramp input Recent countries visiting this post | |
| 4 | United States |
| 3 | Portugal |
| 1 |