Sciweavers

Area-efficient instruction set synthesis for reconfigurable system-on-chip designs
Recent Google, Yahoo, MSN search queries leading to this post
Area-efficient instruction set synthesis for reconfigurable system-on-chip designs