Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

DATE
2000
IEEE

favoriteEmaildiscussreport

99views Hardware» more DATE 2000»

CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip

13 years 9 months ago

CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip

Download www.date-conference.com

Mounir Benabdenbi, Walid Maroufi, Meryem Marzouki

Real-time Traffic

DATE 2000 | Hardware |

claim paper

Related Content

» CASBUS A Test Access Mechanism and a Toolbox Environment for CoreBased System Chip Testing

» Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead

Post Info
More Details (n/a)

Added	30 Jul 2010
Updated	30 Jul 2010
Type	Conference
Year	2000
Where	DATE
Authors	Mounir Benabdenbi, Walid Maroufi, Meryem Marzouki

Comments (0)