Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

11

ISSS
2002
IEEE

favoriteEmaildiscussreport

100views Hardware» more ISSS 2002»

Code Compression for VLIW Processors Using Variable-to-Fixed Coding

13 years 9 months ago

Code Compression for VLIW Processors Using Variable-to-Fixed Coding

Download www.cecs.uci.edu

Haris Lekatsas, Wayne Wolf, Yuan Xie

Real-time Traffic

Hardware | ISSS 2002 |

claim paper

Related Content

» Compiler optimization and ordering effects on VLIW code compression

» FBT filled buffer technique to reduce code size for VLIW processors

» Vector vs superscalar and VLIW architectures for embedded multimedia benchmarks

» Evaluating Signal Processing and Multimedia Applications on SIMD VLIW and Superscalar Arch...

» Datapath Design for a VLIW Video Signal Processor

» A low power VLIW processor generation method by means of extracting nonredundant activatio...

» Code density optimization for embedded DSP processors using data compression techniques

» Tetris a new register pressure control technique for VLIW processors

» Code Compression Using Variabletofixed Coding Based on Arithmetic Coding

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	ISSS
Authors	Haris Lekatsas, Wayne Wolf, Yuan Xie

Comments (0)