Sciweavers

79 search results - page 1 / 16
» Code Compression for VLIW Processors Using Variable-to-Fixed...
Sort
View
ISSS
2002
IEEE
100views Hardware» more  ISSS 2002»
13 years 9 months ago
Code Compression for VLIW Processors Using Variable-to-Fixed Coding
Haris Lekatsas, Wayne Wolf, Yuan Xie
CASES
2003
ACM
13 years 10 months ago
Compiler optimization and ordering effects on VLIW code compression
Code size has always been an important issue for all embedded applications as well as larger systems. Code compression techniques have been devised as a way of battling bloated co...
Montserrat Ros, Peter Sutton
ICCAD
2008
IEEE
108views Hardware» more  ICCAD 2008»
14 years 1 months ago
FBT: filled buffer technique to reduce code size for VLIW processors
— VLIW processors provide higher performance and better efficiency etc. than RISC processors in specific domains like multimedia applications etc. A disadvantage is the bloated...
Talal Bonny, Jörg Henkel
MICRO
2002
IEEE
173views Hardware» more  MICRO 2002»
13 years 9 months ago
Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks
Multimedia processing on embedded devices requires an architecture that leads to high performance, low power consumption, reduced design complexity, and small code size. In this p...
Christoforos E. Kozyrakis, David A. Patterson
ICCD
2000
IEEE
159views Hardware» more  ICCD 2000»
13 years 9 months ago
Evaluating Signal Processing and Multimedia Applications on SIMD, VLIW and Superscalar Architectures
This paper aims to provide a quantitative understanding of the performance of DSP and multimedia applications on very long instruction word (VLIW), single instruction multiple dat...
Deependra Talla, Lizy Kurian John, Viktor S. Lapin...