Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

ASPDAC
2006
ACM

favoriteEmaildiscussreport

119views Hardware» more ASPDAC 2006»

Configurable multi-processor architecture and its processor element design

13 years 10 months ago

Configurable multi-processor architecture and its processor element design

Download www.aspdac.com

Tsutomu Nishimura, Takuji Miki, Hiroaki Sugiura, Y

Real-time Traffic

ASPDAC 2006 |

claim paper

Related Content

» Chip MultiProcessor Generator

» A comprehensive powerperformance model for NoCs with multiflit channel buffers

» Design of a Feasible OnChip Interconnection Network for a Chip Multiprocessor CMP

» Estimating Energy Consumption for an MPSoC Architectural Exploration

» A correlationbased design space exploration methodology for multiprocessor systemsonchip

» Compiling custom instructions onto expressiongrained reconfigurable architectures

» Native MPSoC cosimulation environment for software performance estimation

» CoTS A Scalable Framework for Parallelizing Frequency Counting over Data Streams

» Multiprocessor performance estimation using hybrid simulation

Post Info
More Details (n/a)

Added	13 Jun 2010
Updated	13 Jun 2010
Type	Conference
Year	2006
Where	ASPDAC
Authors	Tsutomu Nishimura, Takuji Miki, Hiroaki Sugiura, Yuki Matsumoto, Masatsugu Kobayashi, Toshiyuki Kato, Tsutomu Eda, Hironori Yamauchi

Comments (0)