Sciweavers

Share
ICCAD
2001
IEEE

Congestion Aware Layout Driven Logic Synthesis

10 years 16 days ago
Congestion Aware Layout Driven Logic Synthesis
In this paper, we present novel algorithms that effectively combine physical layout and early logic synthesis to improve overall design quality. In addition, we employ partitioning and clustering algorithms to achieve faster turn around times. With the increasing complexity of designs, the traditional separation of logic and physical design leads to sub-optimal results as the cost functions employed during logic synthesis do not accurately represent physical design information. While this problem has been addressed extensively, the existing solutions apply only simple synthesis transforms during physical layout and are generally unable to reverse decisions made during logic minimization and technology mapping, that have a major negative impact on circuit structure. In our novel approach, we propose congestion aware algorithms for layout driven decomposition and technology mapping, two of the steps that affect congestion the most during logic synthesis, to effectively decrease wire len...
Thomas Kutzschebauch, Leon Stok
Added 17 Mar 2010
Updated 17 Mar 2010
Type Conference
Year 2001
Where ICCAD
Authors Thomas Kutzschebauch, Leon Stok
Comments (0)
books