A design- for-diagnosis technique for diagnosing both scan chain faults and combinational circuit faults