Design of FPGAs with Area I/O for Field Programmable MCM

13 years 8 months ago

Download www.cecs.uci.edu

Area-IO provide a way to eliminate the IO bottleneck of eld programmable logic devices (FPLDs) created the mismatch between the ability of perimeter bonds to provide IO and and the propensity of logic to demand it. Whether the incorporation of area IO into FPLD architectures has undesirable side eects is a question that has not yet been answered. In this paper, we examine the architectural impact of area-IO on FPLDs from a theoretical and experimental standpoint and show that the

Vijayshri Maheshwari, Joel Darnauer, John Ramirez,

Real-time Traffic

Area Io | Eld Programmable Logic | FPGA | FPGA 1995 | IO Bottleneck |

claim paper

» Accurate Area and Delay Estimators for FPGAs

» TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs

» FPGA clock network architecture flexibility vs area and power

» Exploring AreaDelay Tradeoffs in an AES FPGA Implementation

» Architectures for function evaluation on FPGAs

» Exploring technology alternatives for nanoscale FPGA interconnects

» Low Power Programmable FIR Filtering IP Cores Targeting SystemonaReprogrammableChip SoRC

» GlitchLess an active glitch minimization technique for FPGAs

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1995
Where	FPGA
Authors	Vijayshri Maheshwari, Joel Darnauer, John Ramirez, Wayne Wei-Ming Dai

Comments (0)

Sciweavers

Design of FPGAs with Area I/O for Field Programmable MCM

Area Io | Eld Programmable Logic | FPGA | FPGA 1995 | IO Bottleneck |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers